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Anti-Interference Low-Power Double-Edge Triggered Flip-Flop
Based on C-Elements
Zhengfeng Huang, Xiao Yang, Tai Song, Haochen Qi, Yiming Ouyang, Tianming Ni, and Qi Xu
Abstract: When the input signal has been interfered and glitches occur, the power consumption of Double-Edge
Triggered Flip-Flops (DETFFs) will significantly increase. To effectively reduce the power consumption, this paper
presents an anti-interference low-power DETFF based on C-elements. The improved C-element is used in this
DETFF, which effectively blocks the glitches in the input signal, prevents redundant transitions inside the DETFF,
and reduces the charge and discharge frequencies of the transistor. The C-element has also added pull-up and
pull-down paths, reducing its latency. Compared with other existing DETFFs, the DETFF proposed in this paper
only flips once on the clock edge, which greatly reduces the redundant transitions caused by glitches and effectively
reduces power consumption. This paper uses HSPICE to simulate the proposed DETFF and other 10 DETFFs.
The findings show that compared with the other 10 types of DETFFs, the proposed DETFF has achieved large
performance indexes in the total power consumption, total power consumption with glitches, delays, and power delay
product. A detailed analysis of variance indicates that the proposed DETFF features less sensitivity to process,
voltage, temperature, and Negative Bias Temperature Instability (NBTI)-induced aging variations.
Key words: Double-Edge Triggered Flip-Flop (DETFF); glitch; low-power; C-element
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Introduction

With the continuous progress of integrated circuit
technologies, the scale of integrated circuits is also
constantly expanding. On the one hand, more advanced
processes bring integrated circuit technologies to the
deep sub-micron stage, on the other hand, the degree
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of integration is getting higher with multiplying the
number of transistors. These changes have made the
problem of integrated circuit power consumption more
prominent[1] . In recent years, the rapid increase in
portable consumer electronic equipment and circuit
operating clock frequency has enlarged the need to
reduce power consumption in the circuit design[2] .
Therefore, low-power consumption is one of the key
challenges in modern integrated circuit designs.
For a digital integrated circuit, the power consumption
of its sequential circuits accounts for a very large
proportion of the total power consumption. In the
design of sequential circuits, the clock system is mainly
composed of a clock tree circuit and sequential units.
The power consumption on the sequential circuits is the
main source of all power consumption[3, 4] . As sequential
elements in an integrated circuit, flip-flops are widely
used in finite-state machine controllers, pipeline circuits,
or storage elements, and their power consumption can
account for 20%–45% of the total power consumption of
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the circuit[5] . A low-power flip-flop designed as a basic
component can provide huge advantages for reducing
the total power consumption of integrated circuits.
The clock tree circuit provides the clock signal for the
entire sequential circuit, so its output load is relatively
large, resulting in a relatively large transistor size, which
results in a greater power consumption, and can usually
account for approximately 40% of the total power
consumption of the circuit, so an effective control is
needed[6–8] . There are many ways to reduce the power
consumption of the clock tree, such as reducing the clock
load capacitance and reducing the frequency of the clock
signal. This study uses clock gating technology. When
the signal at the input of the flip-flop remains unchanged,
we temporarily turn off the corresponding transistors to
reduce their dynamic power consumption. This study
also uses improved static C-elements, which can block
the glitches on the input signal due to various aspects
of interference. When there is a glitch on the input
signal and it is passed inside the flip-flop, redundant
transitions of internal nodes may occur, resulting in
additional power consumption overhead. Reducing the
redundant transitions of internal nodes can reduce the
power consumption of the circuit.
In Complementary Metal Oxide Semiconductor
(CMOS) circuits, the power consumption of the circuit
mainly comes from dynamic power consumption, that is,
the frequent charging and discharging of circuit nodes.
Dynamic power consumption is expressed as[9]
Pd D CL Vdd2 fclk ˛
(1)
where Pd is the dynamic power consumption; ˛ is
the switching activity, that is, the number of output
transitions in each clock cycle; CL is the node
capacitance; Vdd is the power supply voltage; and fclk
is the clock frequency. In addition, in digital integrated
circuit signal transmission, massive glitches are usually
generated due to various interferences. Although these
glitches may not affect the function of the circuit, it
will cause massive redundant transitions and generate
additional power consumption, approximately 20%–70%
of the total power consumption[10] . Blocking glitches
due to signal interference can effectively reduce circuit
power consumption.
Flip-flops can be divided into Single-Edge Triggered
Flip-Flops (SETFFs) and Double-Edge Triggered FlipFlops (DETFFs). Because traditional SETFFs have half
the clock edges that are not sampled, DETFFs appear. To
take advantages of other idle clock edges for sampling,
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ideally, given the same clock frequency, a double-edge
flip-flop can double the throughput or maintain the same
throughput when working at half the clock frequency of
an SETFF[9–12] .
This paper is divided into the following parts: Section 2
outlines three typical DETFFs, namely, multiplexertype DETFFs, C-element-type DETFFs, and pulse-type
DETFFs. Section 3 describes the proposed DETFF,
including the circuit structure, working principle, and
simulation results. Section 4 comprehensively analyzes
the circuit performance of the proposed structure and
other 10 DETFFs. Section 5 discusses the variance
analysis. Section 6 presents a summary of this paper.

2
2.1

Existing DETFF
Multiplexer-type DETFFs

Figure 1 shows a multiplexer-type DETFF LM1[13] ,
which includes a multiplexer (MUX), and a clock tree
consisting of two inverters and two internal latches (LA1
and LA2). The input signal is D and the output signal is Q.
LM1 uses two latches and a multiplexer. The first and
second latches sample data when the clock signal CLK
is high and low, respectively. The multiplexer will be in
the logic value selection of the hold mode latch for the
output.
The disadvantage of LM1 is that the state of the latch
in the transparent mode will change with the change
in the input signal, resulting in redundant transitions.
When the input signal has glitches due to various
interferences, the latch in the transparent mode will
generate more redundant transitions, which increases
the power consumption of the circuit. The more glitches
the input signal has, the higher the power consumption
overhead is.
Figure 2 shows the structure proposed in Ref. [13].
LM2 is also composed of two latches, a clock tree
composed of two inverters, and a multiplexer. Compared
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CK1

CK1
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CK2
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with LM1, LM2 uses two transistors instead of the
transmission gate and inverter in two latches.
There are two main problems with LM2. First, in
the feedback path of the two latches of LM2, the input
signal controls the transmission of the clock signal,
causing the output load of the clock tree to be large[14, 15] ,
and the overall power consumption will be relatively
large. Second, LM2 also encounters the level conflict
problem[7] . For example, when CLK is 0, CK1 is 1,
CK2 is 0, and the transmission gate TG1 turns on.
When D is 0, A1 switches to 0 and B1 switches to 1,
causing transistor N1 to turn on. Therefore, node A1
will be simultaneously written with 0 and 1, causing
a level conflict. Similarly, when CLK and D are
both 1, another latch node A2 will also have a level
conflict problem. This problem will greatly increase the
power consumption of LM2. Finally, LM2 encounters
redundant transitions caused by glitches in the input
signal, which leads to excessive power consumption.
A multiplexer-type DETFF TCRFF was introduced
in Ref. [16], whose structure is shown in Fig. 3.
The TCRFF uses stacking technology and includes a
multiplexer, a clock tree composed of two inverters, two
latches of stacked MOS transistors, and multiplexed
MOS transistors P1 and N3 controlled by the input
signal D.
The TCRFF uses stacking technology at the clock
P1

CK1

CLK

P2
P3

D

CK2

N1

CK2

N2

MUX

P4

CK2

N3

2.2

C-element-type DETFFs

The C-element introduced in Ref. [18] is usually a threeterminal device with two inputs and one output. When
both inputs are the same, the output will switch to the
input value. When the inputs are not the same, the
previous output is retained. The device can act as a latch
that can be set and reset with the appropriate combination
of signal levels at the inputs.
At the same time, the C-element has the function of
blocking glitches. The circuit structure of the two-input
C-element and its truth table are shown in Fig. 4. When
the two-input states of the C-element are the same, the
function of the C-element is to reverse the input signal.
When the two inputs of the unit are not the same, the
output of the C-element remains unchanged. When there
is a glitch in one of the data inputs in the C-element and
the other data are correctly inputted, it can be known
from the truth table of the C-element that the glitch will
not affect the C-element. The output of the device is
not affected, and the glitch is not transmitted to the next
stage circuit[19, 20] .
Figure 5 shows the C-element-type DETFF LM C.
LM C contains a clock tree, transmission gates, keepers,
and a C-element. Compared to the multiplexer-type
DETFF, LM C uses two inputs of C-elements to reduce
the clock load of the circuit and clock tree power

P6

A

P7

B

Q
N6

P5

N7

N4
N5

signal input ends of the two latches to reduce its leakage
current. When input D D 0, if CLK is high, CK1 D 0
and CK2 D 1. At this time, P1, P2, and P3 are turned
on. When the CLK edge arrives and CLK becomes low,
then CK1 D 1 and CK2 D 0: At this time, P1, P4, and
P5 are turned on. When the clock signal CLK switches,
the multiplexer selects again[17] .
The disadvantage of the TCRFF also comes from
the use of Metal–Oxide–Semiconductor Field-Effect
transistor (MOSFET) stacking technology. Compared
with the structure without stacked transistors, the driving
current using stacked MOSFET will be much smaller,
resulting in a higher propagation delay.

CK2

CK1

CK1

Fig. 3

CK1

CK2

Structure of DETFF TCRFF.
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consumption.
A DETFF LG C based on the C-element proposed in
Ref. [19] is shown in Fig. 6. LG C contains internal
latches LA and LB and an output C-element. The internal
latches LA and LB are each composed of a C-element
and a keeper, and the output stage is also composed
of a C-element and a keeper. Unlike LM C that also
uses the C-element as the output stage, the two internal
latches of LG C are composed of the C-element instead
of the transmission gate and keeper, which solves the
problem where the internal nodes of the circuit generate
redundant transitions with input glitches.
The working principle of LG C is as follows: When
the states of A and B are the same, the input D propagates
to output Q. When the states of A and B are different, the
output signal Q remains the previous state. When the
input signal D is in the phase with the clock signal CLK
at the same time, the state of A is DB (DB is the reverse
of D), and B remains in the previous state. After the
clock edge arrives, A is still in DB. At this time, the state
of B is also DB, and the output Q will output D. The
disadvantage of LG C is that regardless of how the clock
signal CLK and input signal D are inverted, the three
keepers are in the working state, which increases the
power consumption of the flip-flop. In addition, because
LG C uses the C-element, compared to the traditional
latch, its circuit delay is too large.
A DETFF FN C proposed in Ref. [19] is shown
CK1

CLK

D

in Fig. 7, which can be used to solve the power
consumption problem caused by the state changes of
A and B with each clock edge. In the FN C flip-flop,
by introducing floating node F, the state of Q can be
introduced into the internally cross-coupled weak Celement, then the states of A and B do not change
after each clock transition, but if the level of A or B
is maintained by the strong transistor input to the Celement, the other node remains floating. The level of the
floating node will not change with the clock transition,
which reduces the power consumption caused by the
clock signal transition. At the same time, because the
internal latch uses the C-element, FN C can also block
the glitch from the input signal to reduce redundancy
transitions.
Compared with LG C, FN C has three disadvantages:
First, the number of transistors used is larger. Second,
the delay of FN C is also relatively large because of the
high number of stacked MOSFETs. Third, in FN C, the
floating nodes and feedback of internal node F increase
the parasitic capacitance at nodes A and B, causing its
voltage to exceed Vdd at the moment, which has an
adverse effect.
2.3

Pulse-type DETFFs

The circuit shown in Fig. 8 is a pulse-type DETFF EP1,
which was proposed in Ref. [21]. It consists of a pulse
generator and a latch. The pulse generator is based on
the exclusive OR logic of the transmission gate[7] . The
rising and falling edges of the clock generate a sampling
C-element1
C-element2

C-element3
CLK2 C-element4

CLK1

C-element5

D

A

A

CLK

Keeper

D

B

B

Q

F
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B
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B

CK2
C-element1
A

Fig. 7
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Structure of DETFF FN C.
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Structure of DETFF LG C.
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Structure of DETFF EP1.
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pulse. The latch collects data when the sampling pulse
arrives, and it is in hold mode at other times.
Although the structure of EP1 is simple, it can
also share explicit double-edge pulse generators, but
it also increases the clock activity factor. Moreover, the
clock tree circuit composed of pulse generators and the
overall circuit power consumption are relatively large. In
addition, two transmission gates of the pulse generator
have a competitive relationship and will also increase
the overall power consumption of the circuit.
The pulse-type DETFF EP2 proposed in Ref. [22] is
shown in Fig. 9, and it includes a clock tree composed
of four inverters, a pulse generator composed of six
transistors, and a latch part.
EP2 also delays the clock signal CLK and then
generates sampling pulses through the pulse generator so
that the latch samples on each clock edge can achieve the
function of double-edge triggering. The transistor size
requirements are relatively large. The size of the two
Positive MOSFETs (PMOSFETs) is much larger than
the size of the two Negative MOSFETs (NMOSFETs),
which will introduce a big power consumption.

Circuit structure

First, we improved the traditional C-element to get the
improved static C-element used in the structure of this
paper, as shown in Fig. 10. We added the feedback loop
CLK3

CLK4

CLK4
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CK1

CLK
Pulse generator
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D

Q
res_in
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B
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Structure of DETFF EP2.
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Working principle waveform.
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CLK_pulse

D

Fig. 9

CK2

P4 P5

P1 P2

CLK_pulse

QB

CLOCK
TREE

INV2

CLK

↑

CLK3

CLK2

The working principle is shown in Fig. 12. Between the
clock edges, when the input signal D changes, the output
signal Q remains unchanged. Between the first falling
edge and the first rising edge of CLK, LA keeps in the
high-impedance state, the logic state is 1, and B is in
state 1. At this time, the output Q is 1; D is flipped,
A is flipped to state 0, B is kept in the high-impedance
state, and the logic state is 1. Through the C-element,
the output Q is still 1. When the input signal D remains

↑

CLK1

Working principle

↑

CLK

3.2

↑

3.1

Proposed DETFF

of the C-element and made the improved C-element
composed of a latch through the feedback loop. Such
a structure can effectively latch the output state and
maintain its static characteristics. At the same time,
the additional transistor enhances the pull-up and pulldown capabilities of the C-element, which significantly
reduces the data transmission delay[23] .
Analyzing the advantages and disadvantages of
the existing DETFFs, this paper proposes an antiinterference low-power DETFF based on the C-element,
and its circuit structure is shown in Fig. 11. The
DETFF includes the clock tree consisting of inverters
INV1 and INV2, two internal latches LA and LB
using the improved C-element, and output stages
consisting of three C-elements. The clock tree circuit
is used to generate the clock signal and inverted clock
signal. Internal latches LA and LB latch the value of
input signal D when the clock is high and the clock is
low. The output stage outputs the value of D latched
from the internal latch to Q.

↑

3

5

Highimpedance
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unchanged, the clock signal will not flip anyway, and the
output signal Q will not flip. Before the second falling
edge of CLK, D and B are 0, A is in the high-impedance
state, the state is the previous 0, and the output Q is 0
at this time. After the second falling edge of CLK, D
remains 0. At this time, A is 1, B is in a high-impedance
state, and the state is the previous 0, so the output Q
remains at 0. The output Q will only flip to D when the
clock edge arrives and Q is different from D.
The state of either node A or B always remains D,
and the remaining node will maintain the previous state.
When the clock edge arrives, the node that is not in D
will flip to D. At this time, A and B’s state is the same
as D, so the state of output Q will become D, which
achieves the effect of triggering on both edges. Among
them, the high-impedance state is the state that latch
LA or LB is in the turn-off state, and it will not affect
the static characteristics of the flip-flop, which is the
effect achieved by the use of the improved C-element.
At the same time, redundant transitions in the circuit
are reduced and the power consumption of the circuit is
reduced.
Table 1 is the truth table of internal nodes A and B
and output Q. The hold in the Table 1 indicates that
output state Q maintains the previous clock level, and
the high-impedance state represents that the latch is in
the turn-off state. The input signal D feeds latches LA
and LB. Thus, whether the clock signal CLK is switched
or not, at most, one of the output states of nodes A and B
is in a high-impedance state. From the function of the
C-element introduced earlier, we can know that an input
signal in a high-impedance state does not affect the state
of the output. At this time, the output of the C-element
is held. Only when the output states of latches LA and
LB are the same, the output of the DETFF Q is the same
as the input signal D.
3.3

HSPICE platform. The Predictive Technology Model
(PTM) 32 nm process[24] is used. The power supply
voltage is 0.9 V, the temperature is 25 ı C, the clock
frequency is 250 MHz, and the clock period is 4 ns.
Figure 13 shows a waveform diagram obtained using
the HSPICE simulation. In the figure, CLK is the clock
signal, D is the input signal, A and B are the values
outputted by latches LA and LB, and Q is the output
signal. From the simulation waveform diagram, it can
be seen that the DETFF proposed in this paper samples
the value of the input signal D at the rising and falling
edges of the clock and outputs it to the output signal Q,
realizing the function of a double-edge triggering.
Figure 14 is a simulation waveform diagram when
several glitches are generated on the input signal D due
to interference. In Fig. 14, the simulation conditions and
clock signal CLK are the same as those in Fig. 13, D
is the input signal, and during the high and low levels
of each clock, we inject two glitches. That is, there are
1
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four glitches on the input signal D in each clock cycle.
A and B are the values outputted by latches LA and LB,
and Q is the output signal. The simulation waveform
diagram shows that between the clock edges, regardless
of how the input signal D is flipped, the output state of
latch LA or LB is flipped at most once and will not be
flipped multiple times. Thus, when there is a glitch in
the input signal, it will not cause latches LA and LB to
flip simultaneously. For example, between 6 and 8 ns,
latch LB flips only once, whereas the state of latch LA
remains unchanged.
This shows that the DETFF proposed in this paper can
block the glitches caused by interference. The glitches
existing in the input signal D will not be transmitted to
the two internal nodes of A and B, and the redundant
transitions of the internal nodes of the flip-flop will not
be increased. Thus, it effectively reduces the probability
of node inversion in the circuit and the frequency of
transistor charging and discharging and achieves the
purpose of reducing the circuit power consumption.

4

Experimental Result and Comparative
Analysis

Based on the PTM 32 nm process, this study performed
the HSPICE simulation on the relevant DETFF and
obtained the experimental data results shown in Table 2.
The power supply voltage VddD0.9 V, clock frequency
CLKD250 MHz, and the temperature is 25 ı C.
In Table 2, # T represents the number of transistors;
TP represents the Total Power consumption of the circuit;
tcq represents the delay from the clock signal CLK to
the output signal Q; PDP represents the Power Delay
Product of the circuit, which is an important composite
index; tsetup represents the setup time of the flip-flop; thold
represents the hold time of the flip-flop; CTP represents
the Clock Tree Power consumption of the circuit; G2
Table 2
DETFF
LM1[13]
LM2[13]
TCRFF[16]
LM C[15]
LG C[19]
IP C[19]
FN C[19]
EP1[21]
EP2[22]
SSPC[25]
Proposed

#T
26
22
22
26
28
26
30
22
25
40
32

TP (W)
1.75
23.80
1.52
1.22
1.44
1.39
1.18
2.29
3.35
1.21
1.12

7

represents the total circuit power consumption when
there are two glitches in a single clock cycle, and
G4 represents the total power consumption with four
glitches in a single clock cycle.
As shown in Table 2, the total power consumption of
the circuits of LM2, EP1, and EP2 is relatively large.
LM2 uses a transmission tube instead of a transmission
gate and an inverter, and part of the clock signal is
directly connected to the source of the transistor, causing
a greater power consumption. The level conflict problem
of LM2 is also one of the reasons for its excessive power
consumption. EP1 and EP2 are both explicit pulse-type
DETFFs, and some of the circuits of their pulse generator
will introduce a large power consumption, causing the
total power consumption of its circuit to be relatively
large. Meanwhile, the total power consumption of the
DETFF circuit proposed in this paper is the lowest
among the 11 types of flip-flops.
In terms of circuit delay, the delays of LM1 and the
Solid-State Power Controller (SSPC) are the smallest,
whereas the delays of the C-element-type DETFFs, such
as LG C and IP C, are larger. This is because the design
uses C-element, and its driving current is small. Such a
condition caused an excessively high delay. Although
the DETFF proposed in this paper also uses a C-element,
its delay is much lower than that of other C-element-type
DETFFs, because it uses an improved static C-element.
Having a feedback loop increases the pull-up and pulldown capabilities of the C-element. As a result, this
feedback loop has a lower latency than a C-element with
the same transistor size.
In terms of the PDP of the circuit, the PDP of the
SSPC is the lowest, and the PDP of LM2 is the highest.
The PDP of the DETFF proposed in this paper is the
second lowest. However, the number of transistors used
by the SSPC is 25% higher than that of the proposed flip-

Comparison of the DETFF proposed in this paper with other DETFFs.
tcq (ps)
37.14
39.34
80.97
72.20
84.04
77.65
74.28
51.42
46.42
37.28
48.91

PDP (10 18 J)
65.18
936.07
123.34
88.11
120.66
107.65
87.28
117.65
155.59
45.28
54.63

tsetup (ps)
13.20
11.22
54.22
36.50
16.11
25.08
15.59
2.42
18.11
30.39
33.08

thold (ps)
28.39
57.32
45.52
66.84
167.00
148.59
101.43
61.69
56.42
292.58
27.81

CTP (W)
1.14
22.51
0.81
0.23
0.26
0.29
0.32
1.90
3.16
0.27
0.27

G2 (W)
2.22
21.60
2.11
1.59
1.85
1.39
1.36
2.25
3.34
1.65
1.14

G4 (W)
2.67
21.24
2.69
1.97
2.19
1.39
1.53
2.27
3.34
2.09
1.12
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flop, so the proposed DETFF has a better comprehensive
performance.
Because the clock load is large and some of the
clock signals are directly connected to the source of
the transistor, the power consumption of the clock tree
of LM2 is excessively large. In EP1 and EP2, the clock
tree formed by the pulse generator costs more and takes
up more resources. Therefore, the clock tree power
consumption is too large. The flip-flop proposed in
this paper uses a C-element, which reduces the clock
load and reduces the clock tree power consumption. The
clock tree power consumption is thus acceptable.
When the input signal is affected by glitches, LM1 is
greatly affected. When the glitches increase, the overall
power consumption of the circuit will significantly
increase because the input glitches will cause the
internal latches to flip, resulting in the increase in power
consumption to be relatively large in the data path.
Because LG C uses the C-element and blocks the data
path between the input glitch and internal latch, it is
not affected by the glitch, but LG C uses three keepers.
Moreover, regardless of how the clock signal and input
signal change, these keepers will always be in the
working state, resulting in a large power consumption.
Because the DETFF proposed in this paper uses an
improved C-element, the redundant transitions in the
circuit are also reduced, resulting in a lower overall
power consumption of the circuit. As shown in Table 2,
the power consumptions in the case of G2 and G4 are
also the smallest. As the input glitch increases, the power
consumption of the proposed DETFF will also be lower
than those of other types of DETFFs. Thus, even in the
presence of more glitches in the input signal, the DETFF
proposed in this paper will have a lower clock tree power
consumption and total power consumption.
For the convenience of a visual observation, Table 3
Table 3
DETFF
LM1[13]
LM2[13]
TCRFF[16]
LM C[15]
LG C[19]
IP C[19]
FN C[19]
EP1[21]
EP2[22]
SSPC[25]
Average

Comparison of the relative cost.
TP
36.18
2267.70
26.48
10.03
21.99
19.22
4.68
51.05
66.58
7.80
251.17

tcq
31.68
24.34
39.59
32.26
41.80
37.01
34.15
4.88
5.36
31.21
9.71

PDP
16.19
94.16
55.71
38.00
54.72
49.25
37.41
53.56
64.89
20.65
44.32

(%)

lists the relative total power consumption TP, relative
delay overhead tcq , and relative PDP overhead PDP
of the proposed DETFF and comparison flip-flops,
where  D 100% ((Contrast DETFF the proposed
DETFF)/Contrast DETFF). If  is positive, this indicator
is better than the contrast structure; if  is negative,
the DETFF proposed in this paper is inferior to the
comparative structure. As shown in Table 3, the flip-flop
proposed in this paper is superior to all the comparative
DETFFs in terms of the total circuit power consumption,
saving an average of 251.17% of the total power
consumption. Moreover, it improved the average PDP
by 44.32% and the delay by 9.71%.
We use the same method to compare the total
power consumption of the circuit when each DETFF
generates glitches on the interfered input signal. The
total relative circuit power consumption G2 with two
glitches in one clock cycle and G4 with four glitches
in one clock cycle are compared, where  and the
comparison method are the same as described above.
The comparison result is shown in Table 4, which also
shows the proposed DETFF in the presence of glitches
in the input signal. The total power consumption of the
circuit is better than those all of the comparative flipflops, with an average increase of 43.62% and 51.28%,
respectively.
In summary, compared with contrast DETFFs, the
DETFF proposed in this paper has achieved greater
advantages in terms of total power consumption, delay,
PDP, and total power consumption with glitches in the
input signal.

5

Variance Analysis

With the development of integrated circuit technology
and continuous progress in technology, the impact of
Table 4 Comparison of the relative cost of glitches caused
by interference.
(%)
DETFF
G2
G4
LM1[13]
48.71
58.02
LM2[13]
94.72
94.73
TCRFF[16]
45.86
58.41
LM C[15]
28.23
43.05
LG C[19]
38.45
48.95
IP C[19]
17.95
19.57
[19]
FN C
16.46
26.65
EP1[21]
49.23
50.65
EP2[22]
65.87
66.42
SSPC[25]
30.71
46.38
Average
43.62
51.28
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Fig. 15 Effect of process variations on the power
consumption of DETTF.
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Fig. 17 Effect of voltage variations on the power
consumption of DETFF.
180
160
140
120

LM1
TCRFF
LG_C
FN_C
EP2
Proposed

LM2
LM_C
IP_C
EP1
SSPC

100
80
60
40
20

25

LM2 power consumption ( μW )

Others power consumption ( μW )

LM1
LG_C
EP1
Proposed

60

5

0

4.0

70

TCRFF
LG_C
FN_C
EP2
Proposed

LM2 power consumption (μW)

Others power consumption (μW)

10

Delay (ps)

Process, Voltage, and Temperature (PVT) and Negative
Bias Temperature Instability (NBTI)-induced aging
variations on the reliability of nanoscale integrated
circuits has become increasingly serious[26] . This section
evaluates the power consumption and delay performance
of the DETFF described above under PVT and NBTIinduced aging variations.
We take the gate length as a relative variable, changing
from 32 to 42 nm with a step size of 1 nm. The
power consumption and delay variations of DETFFs
are obtained as shown in Figs. 15 and 16. Particularly,
because LM2 power consumption is larger than other
DETFFs, it uses the secondary axis on the right side.
With the increase in gate length, the power consumption
of the circuit shows a downward trend, whereas the delay
is steadily rising.
LM C, LG C, IP C, and other three C-element-type
DETFFs gradually fail to work as the gate length
increases, indicating that they are very sensitive to
process variations. Moreover, the DETFF proposed in
this paper can work normally under process variations,
showing good robustness.
In Figs. 17 and 18, the voltage is increased from 0.75

9

Fig. 18

0.75 0.80 0.85 0.90 0.95 1.00 1.05 1.10 1.15 1.20 1.25
Voltage (V)

Effect of voltage variations on the delay of DETFF.

to 1.25 V, with a step size of 0.05 V. Because LM2 power
consumption is larger than those of other DETFFs, it
uses the secondary axis on the right side of Fig. 17. As
shown in Fig. 17, the power consumption of the circuit
increases with the voltage. The power consumption is
proportional to the square of the voltage. In Fig. 18,
the circuit delay continues to decrease as the voltage
increases because the larger the supply voltage, the faster
the conduction current, and the smaller the delay.
Furthermore, IP C does not properly work at low
voltages, such as 0.75 V, 0.8 V, and 0.85 V, whereas EP1
and EP2 do not work properly at high voltages, such as
1.15 V, 1.2 V, and 1.25 V. The DETFF proposed in this
paper can normally work under the voltage fluctuation
of 0.75–1.25 V and is not sensitive to its variations.
The effects of temperature variations on the
performance of DETFFs are shown in Figs. 19 and
20, where the temperature is from 25 to 75 ı C with
size steps of 10 ı C. Particularly, because LM2 power
consumption is larger than those of other DETFFs, it
uses the secondary axis on the right side of Fig. 19.
Figure 19 also shows that the power consumption
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Fig. 19 Effect of temperature variations on the power
consumption of DETFF.
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Fig. 20 Effect of temperature variations on the delay of
DTEFF.

and delay of the DETFFs gradually increase with the
temperature. As the temperature increases, the mobility
of the carriers in the drain-source current of a transistor
is continuously decreasing, resulting in a decrease in its
performance and increases in its power consumption and
delay.
Similarly, EP1 does not properly work at 5 ı C,
5 ı C, and 15 ı C, and it is more sensitive to temperature
variations. Because it is an explicit pulse-type DETFF,
when temperature varies, the performance of the
DETFF
LM1[13]
LM2[13]
TCRFF[16]
LM C[15]
LG C[19]
IP C[19]
FN C[19]
EP1[21]
EP2[22]
SSPC[25]
Proposed

transistor will also change, resulting in the inability to
generate a normal pulse signal. The DETFF proposed in
this paper is not sensitive to temperature variations and
can work normally from 25 ı C to 75 ı C.
We use the reliability analysis in HSPICE to simulate
the aging situation caused by the NBTI. The set aging
time is 3108 s, which is approximately equal to 9.5
years. Then, we obtained the experimental data results
shown in Table 5. The basic environment settings of the
simulation are the same as those presented in Table 2.
In Table 5, Reltotaltime represents the time of
aging simulation, Aging TP represents the total power
consumption after aging simulation, and Aging tcq
represents the delay from the clock signal CLK to
the output signal Q after the aging simulation. The
decrease of TP and the increase of tcq represent the
corresponding reduction and percentage increase of the
power consumption and delay after the aging simulation,
respectively.
Table 5 shows that almost all the DETFFs have
reduced the total power consumption of the circuit after
approximately 9.5 years of aging simulation, except for
LG C that has increased. Furthermore, all DETFFs
have increased the delay significantly. LG C has the
largest increase, reaching 113.74%, whereas EP1 has
the least increased delay, only increasing by 15.50%.
Meanwhile, IP C failed the test in the aging simulation
and cannot work normally. The DETFF proposed in this
paper performed well in the aging simulation, reaching
an average level.

6

Conclusion

To effectively reduce the power consumption of DETFFs,
this paper presents an anti-interference low-power
DETFF based on a C-element. We use an improved
static C-element to reduce the clock load and power

Table 5 Aging performance comparison of the DETFF proposed in this paper with other DETFFs.
Reltotaltime (year) TP (W) tcq (ps) Aging TP (W) Aging tcq (ps) TP reduce (%) tcq increase (%)
9.5
1.75
37.14
1.41
48.93
–19.87
31.73
9.5
23.80
39.34
21.83
52.01
–8.28
32.21
9.5
1.52
80.97
1.36
113.87
–10.92
40.64
9.5
1.22
72.20
0.98
104.57
–19.48
44.83
9.5
1.44
84.04
1.71
179.63
19.13
113.74
9.5
1.39
77.65
Fail
Fail
Fail
Fail
9.5
1.18
74.28
1.06
103.40
–9.98
39.21
9.5
2.29
51.42
1.96
59.39
–14.30
15.50
9.5
3.35
46.42
1.81
63.23
–46.05
36.22
9.5
1.21
37.28
0.79
50.28
–35.21
34.88
9.5
1.12
48.91
0.91
64.67
–18.64
32.23
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consumption of the clock tree. The use of C-elements
can effectively reduce the redundant transitions of the
internal nodes of the circuit and further reduce the overall
power consumption. Compared with previous DETFFs,
the proposed DETFF in this paper has great advantages
in terms of total power consumption, clock tree
power consumption, PDP, and anti-interference glitchblocking capabilities, which has a good comprehensive
performance. The detailed variation analysis shows that
it is not sensitive to variations, such as PVT. Moreover, it
can achieve a better performance in the aging simulation
and has high reliability.
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